Hathaway et al. BUR9200300176US1 Sheet 1 of 4




Figure 1(c)


Using arrival times of chip timing signals at digital network path endpoints to determine an amount of total chip timing delay of any digital network path to an endpoint attributable to the factor of interest.


Using timing margins at a timing test to determine whether the total chip timing delay due to the factor of interest on any path to a first side of any timing test is greater than a multiplicative factor of the total chip timing delay due to the factor of interest along any path to a second side of the timing test.


120

Hathaway et al. BUR9200300176US1 Sheet 2 of 4

Figure 1(d)










Figure 5

